


# MediaClock™ Multimedia Clock Generator

#### Features

- Integrated phase-locked loop (PLL)
- · Low-jitter, high-accuracy outputs
- 3.3V operation

## Benefits

- Integrated high-performance PLL eliminates the need for — external loop filter components
- Meets critical timing requirements in complex system designs
- · Enables application compatibility



#### **Frequency Table**

Part Number	Outputs	Input Frequency	Output Frequency Range
CY24142-01	4	18.432	13.5 MHz, 54 MHz, 2 x 18.432 MHz

#### Output Enable Options<sup>[1]</sup>

OE2	OE1	CLK1	CLK2	CLK3	CLK4	Unit
0	0	13.5	OFF	OFF	OFF	MHz
0	1	13.5	54	18.432	OFF	MHz
1	0	13.5	OFF	OFF	18.432	MHz
1	1	13.5	54	18.432	18.432	MHz

Note: 1. Output driven LOW when "OFF."

٠



#### **Pin Description**

Pin Name	Pin Number	Pin Description	
XIN	1	Crystal Input.	
V <sub>DD</sub>	2	Voltage Supply.	
AV <sub>DD</sub>	3	Analog Voltage Supply.	
OE1	4	Output Enable 1, 0 = CLK 2 and CLK3 off, 1 = CLK 2 and CLK3 on; weak internal pull-down.	
AV <sub>SS</sub>	5	Analog Ground.	
V <sub>SSL</sub>	6	V <sub>DDL</sub> Ground.	
NC	7	No Connect; leave floating.	
CLK1	8	13.5-MHz Clock Output.	
CLK2	9	54-MHz Clock Output; controlled by OE1.	
OE2	10	Output Enable 2, 0 = CLK4 off, 1 = CLK4 on; weak internal pull-down.	
V <sub>DDL</sub>	11	Voltage Supply.	
NC	12	No Connect; leave floating.	
V <sub>SS</sub>	13	Ground.	
CLK3	14	8.432-MHz Buffered Reference Output, controlled by OE1.	
CLK4	15	8.432-MHz Buffered Reference Output, controlled by OE2.	
XOUT	16	Crystal Output.	

#### Layout Recommendations

The X<sub>IN</sub> and X<sub>OUT</sub> traces and pads as well as the crystal should be placed away from any clock traces or noise sources. Noise coupling into the X<sub>IN</sub> and X<sub>OUT</sub> traces may cause start-up problems. A pad for a resistor to ground should be laid out on the X<sub>OUT</sub> trace to be stuffed if necessary, in case start-up issues occur.



## **Absolute Maximum Conditions**

(Above which the useful life may be impaired. For user guidelines, not tested.

Supply Voltage (V\_DD, AV\_DD, V\_DDL) .....-0.5 to +7.0V DC Input Voltage ...... –0.5V to  $V_{\text{DD}}$  + 0.5

Storage Temperature (Non-Condensing).... -55°C to +125°C Junction Temperature ...... -40°C to +125°C Data Retention @ Tj=125°C.....> 10 years ESD (Human Body Model) MIL-STD-883...... 2000V

CY24142

#### **Recommended Crystal Specifications**

Parameter	Description	Comments	Min.	Тур.	Max.	Unit
F <sub>NOM</sub>	Nominal crystal frequency	Parallel resonance, fundamental mode, AT cut		18.432		MHz
C <sub>LNOM</sub>	Nominal load capacitance			14		pF
R <sub>1</sub>	Equivalent series resistance (ESR)	Fundamental mode			25	Ω
R <sub>3</sub> /R <sub>1</sub>	Ratio of third overtone mode ESR to fundamental mode ESR	Ratio used because typical $R_1$ values are much less than the maximum spec	3			
DL Crystal drive level		No external series resistor assumed		0.5	2	mW

#### **Recommended Operating Conditions**

Parameter	Description	Min.	Тур.	Max.	Unit
$V_{DD,} AV_{DD}, V_{DDL}$	Supply Voltage	3.15	3.45	3.6	V
T <sub>A</sub>	Ambient Temperature	0		85	°C
C <sub>LOAD</sub>	Max. Load Capacitance			15	pF
T <sub>PU</sub>	Power-up time for all $V_{DD}s$ to reach minimum specified voltage (power ramps must be monotonic)	0.05		500	ms

#### **DC Electrical Specifications**

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
I <sub>OH</sub> [2]	Output High Current	$V_{OH} = V_{DD} - 0.5, V_{DD}/V_{DDL} = 3.45V$	12	24		mA
I <sub>OL</sub> <sup>[2]</sup>	Output Low Current	V <sub>OL</sub> = 0.5, V <sub>DD</sub> /V <sub>DDL</sub> = 3.45V	12	24		mA
IIH	Input High Current	$V_{IH} = V_{DD}$			50	μA
IIL	Input Low Current	V <sub>IL</sub> = 0V		5	10	μA
V <sub>IH</sub>	Input High Voltage	CMOS levels, 70% of V <sub>DD</sub>	0.7			$V_{DD}$
V <sub>IL</sub>	Input Low Voltage	CMOS levels, 30% of V <sub>DD</sub>			0.3	$V_{DD}$
I <sub>VDD</sub>	Supply Current	AV <sub>DD</sub> /V <sub>DD</sub> Current			25	mA
I <sub>VDDL</sub>	Supply Current	V <sub>DDL</sub> Current			20	mA
R <sub>DOWN</sub>	Pull-down resistor on Inputs	$V_{DD}$ = 3.15 to 3.6V, measured $V_{IN}$ = 3.45V		100	150	kΩ
C <sub>XTAL</sub> <sup>[2]</sup>	Crystal Load Capacitance	Total effective load of internal load caps		12.9		pF

#### Cycle-Cycle Jitter Specifications (VDD = 3.15V - 3.6V)

Parameter	Description	Conditions	<b>1</b> σ	Тур.	Max.	Unit
t <sub>9</sub>	Clock Jitter–peak-peak	Cycle-Cycle Jitter–18.432 MHz	20	120	200	ps
t <sub>9</sub>	Clock Jitter–peak-peak	Cycle-Cycle Jitter–54 MHz	40	150	250	ps
t <sub>9</sub>	Clock Jitter–peak-peak	Cycle-Cycle Jitter–13.5 MHz	20	120	200	ps

Note: 2. Guaranteed by characterization, not 100% tested.



## **Test and Measurement Set-up**





Figure 3. PLL Lock Time






t<sub>7</sub> = t<sub>1000cycle,i</sub> - t<sub>1000cycle,i+1</sub> Figure 5. 54MOUT, LCLK 1000 Cycle Jitter

## **Ordering Information**

Ordering Code	Package Type	Operating Range	Operating Voltage	
Standard		•		
CY24142ZC-01	16-pin TSSOP	Commercial	3.45V	
CY24142ZC-01T	16-pin TSSOP – Tape and Reel	Commercial	3.45V	
Lead-free		•		
CY24142ZXC-01	16-pin TSSOP	Commercial	3.45V	
CY24142ZXC-01T	16-pin TSSOP – Tape and Reel	Commercial	3.45V	



#### **Package Drawing and Dimensions**



MediaClock is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



## **Document History Page**

Document Title: CY24142 MediaClock™ Multimedia Clock Generator Document Number: 38-07532							
REV. ECN No. Date Change Description of Change				Description of Change			
**	127352	09/08/03	RGL	New Data Sheet			
*A	130343	10/13/03	RGL	Changed the part number from CY24142-1 to CY24142-01.			
*В	310574	See ECN	RGL	Added Lead-free			